This study presents a self-testing platform with a foreground digital calibration technique for successive approximation register (SAR) analog-to-digital converters (ADCs). A high-accuracy digital-to-analog converter (DAC) with digital control is used for the proposed self-testing platform to generate the sinusoidal test signal. This signal is then implemented using an Arduino board, and the clock signal is generated to test the ADCs. In addition, fast Fourier transform and recursive discrete Fourier transform (RDFT) processors are adopted for dynamic performance evaluation and calibration of the ADCs. The third harmonic distortion caused by the non-linearity of the track-and-hold circuit, the mismatch of the DAC capacitor array, and the direct current (DC) offset of the comparator can be calculated using the processors to improve the ADC performance. The advantages of the proposed platform include its low cost, high integration, and no need for an extra analogy compensation circuit to deal with calibration. In this work a 12 bit SAR ADC and an RDFT processor are used in the Taiwan Semiconductor Manufacturing Co., Ltd. (TSMC) 0.18 µm standard complementary metal-oxide-semiconductor (CMOS) process with a sampling rate of 18.75 kS/s to validate the proposed method. The measurement results show that the signal-to-noise and distortion ratio is 55.07 dB before calibration and 61.35 dB after calibration.
Proposed Self-Test Platform

Conventional SAR ADC Architecture
The basic block of the traditional SAR ADC includes a track-and-hold circuit (T/H), an N-bit DAC capacitor array, a comparator circuit, and a SAR controller ( Figure 1 ). The SAR ADC generally uses a binary-weighted method to implement the circuit [9] . According to the results for the switching capacitor array, the digital output signal can be obtained as Logical High ("1") or Logical Low ("0"). In addition, some biomedical applications require an adaptive resolution using a multi-switch operated in 8 bit or 12 bit mode [9] . However, the non-linearity of the multi-switch in the T/H circuit will limit the SAR ADC performance. The proposed calibration method also has the capability of eliminating the non-linearity and enhancing the performance of the multi-mode SAR ADC. Figure 2 depicts the multi-mode SAR ADC structure. In this, switch S2 is applied to control the two operation modes, namely the 8 bit and 12 bit modes. The bootstrapped switch is also adopted to provide a small on-resistance with a constant value and better linearity.
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Proposed Calibration Method
A previous work [8] derived the proposed calibration formula using the FFT and a cosine wave input signal. The third harmonic distortion value a3 can be detected by an RDFT processor. The error factor Δn can be further calculated for the calibration. In addition, the calibration code was only used for the first-time test to reduce the complexity. This calibration method can not only compensate for the error caused by the capacitor mismatch and DC offset in the traditional ADC but it can also be applied to calibrate the T/H circuit in the multi-mode SAR ADC ( Figure 2 ).
The main calibration equation can be written as follows:
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where A is the amplitude of the cosine wave, Cn is the value of each capacitor ratio, Δn is the error factor of each capacitor mismatch, and Vos is the DC offset. The DC offset voltage of the comparator circuit can be expressed as:
where Vov, W/L, and Vt are the overdrive voltage, transistor size, and threshold voltage of the differential pair, respectively. According to Equation (2) , the threshold voltage is a static offset, which does not affect the dynamic performance of the ADC. Meanwhile, both the overdrive voltage and transistor size will degrade the ADC performance. Some approaches have been used to overcome this problem and improve the DC offset, such as reducing the overdrive voltage or increasing the comparator size. However, the drawbacks of these methods are the decrease in the comparison speed and higher power consumption, respectively. Therefore, the problem can be overcome using the RDFT processor in a system-on-a-chip to calibrate the ADC error [8] . Generally, if a DC offset value will be very small, it will not affect the performance of the ADC. However, if a DC offset is a bigger value, the performance of the ADC will be decreased. Figure 3 shows the MATLAB simulation results with different DC offset variations. 
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In addition, the input signal of the RDFT processor can be a sine or cosine wave signal. Therefore, the power spectra of the RDFT have real (Re) and imaginary (Im) part energies, respectively, in which a3 is equal to:
The value of a3 can be substituted as the real and imaginary parts. Therefore, Equation (3) can be further simplified as follows: 
where Cn is the value of each capacitor array. Equation (5) can be used to evaluate the error factor (Δn). The final correction code utilized to compensate for the error is further obtained as follows:
The third harmonic distortion can be significantly reduced when the compensation is finished. The ADC performance can then be improved. In addition, the residue errors are not only compensated, but also corrected by fine-tuning. The calibration equation can be rewritten as (3) . Here, we assume that A = 1 V, and the DC offset (V os ) is 2 mV:
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The value of a 3 can be substituted as the real and imaginary parts. Therefore, Equation (3) can be further simplified as follows:
where C n is the value of each capacitor array. Equation (5) can be used to evaluate the error factor (∆ n ). The final correction code utilized to compensate for the error is further obtained as follows:
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The third harmonic distortion can be significantly reduced when the compensation is finished. The ADC performance can then be improved. In addition, the residue errors are not only compensated, but also corrected by fine-tuning.
MATLAB Verification
MATLAB is used to simulate and verify the proposed self-testing platform technique and calibration method and build the behavior model, which includes the 12 bit SAR ADC, RDFT computation, signal generator, and proposed calibration. In addition, a 1% capacitor mismatch, 2 mV DC offset, thermal noise, sampling jitter and switch nonlinearity are adopted in the 12 bit SAR ADC model to demonstrate the proposed calibration. Generally, the backgate effect of the switch transistor is the main source of its resistance nonlinearity. So, the input-dependent switch transistor can be defined as:
In this work, the parameters of the sampling switch are determined by the virtual process, so the backgate effect value of this switch transistor is:
It is worthily noted that the body effect problem is not considered in this issue. In this work, the switch model given by using the MATLAB Simulink tool is the transmission gate (pmos and nmos) architectures, and then we further determine the switch nonlinearity error according to the virtual CMOS process parameter. After putting these parameters into Equation (7), we can process the performance analysis of the SAR ADC under the conditions of a 1% capacitor mismatch, 2 mV DC offset, thermal noise, sampling jitter and switch nonlinearity error. Figure 4a shows the simulation result. It can be easily observed that the distortion deteriorates the ADC performance in the simulation result with a 5 Hz input frequency at a sampling rate of 126.26 Hz. Furthermore, the third harmonic distortion tone is´55.29 dB without calibration and 80.97 dB with calibration ( Figure 4b ). The signal-to-noise and distortion (SNDR) can be improved from 48.32 dB to 65.65 dB, while the effective number of bits (ENOB) is improved from 7.73 bits to 10.61 bits. However, the proposed calibration method cannot compensate for the error of the thermal noise, sampling jitter and sampling switch nonlinearity, which generated the harmonic distortion at the output power spectrum, so the ADC such as SNDR and spurious-free dynamic range (SFDR) cannot achieve the ideal ADC performance. Figure 5 shows the time domain result, and it is clear that the signal can be improved when the proposed calibration method is applied. Figure 6 shows the simulation result with capacitor mismatch only and analyzes the performance of the ADC before/after calibration. According to the simulation result, the third harmonic distortion tone is´65.59 dB without calibration and´90.81 dB with calibration. The ENOB can be improved from 9.92 bits to 11.11 bits. In addition, Figure 7 shows the simulation result with 2 mV DC offset only and analyzes the performance of the ADC before/after calibration. According to the simulation, the proposed calibration method can reduce the DC offset error and enhance the performance of the ADC. 
Testing Stimulus Signal
Generally, the dynamic performance of the ADC, including the total harmonic distortion, signal-to-noise ratio, signal-to-noise and distortion ratio (SNDR), and effective number of bits (ENOB), is evaluated by stimulation using the input signal of a sinusoidal waveform and analysis using a digital signal processor [10] . Therefore, a high-accuracy DAC controlled by a digital code in the Arduino board is used to implement the sinusoidal testing signal. Figure 8 shows the basic block of the signal generator. A gain stage and a level shift are employed to adjust the signal amplitude and the required DC level. In addition, a low-pass filter is used to reduce the noise, eliminate the error, and enhance the signal performance. Figure 9 shows the experimental results, which reveal that this signal generator has a spurious dynamic range (SFDR) of 52 dB.
The clock signal is required to control the ADC for most of the ADC testing platform. Figure 10 shows the experimental results of the clock signal, and the root mean square of the jitter is 0.808 ns. 
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RDFT Design
The coefficients of cos(θk) and 2cos(θk) can be shared to reduce the multiplication of cos(θk) using the same computation; hence, Equation (4) can be written as follows:
In the targeted application, the RDFT processor calibration method would have a better performance than the FFT processor because only two frequency bins (i.e., the main and third harmonic tones) should be calculated. Therefore, the computational complexity can be lower than in the FFT processor. In this work, an RDFT processor is implemented in the TSMC 0.18 μm standard CMOS process to execute the calibration under the transform length of 4096 and the world length of 24 bits. Moreover, the computational complexity includes a total of (2N + 2) multiplications and (4N + 2) additions. Figure 12 shows the processing flow of the self-testing platform method. According to the block diagram, it starts from a sine wave generator with a frequency condition setting, and then a 12 bit DAC output signal is fed into the target SAR ADC. Next, the RDFT processor is used to detect the third harmonic tone and the proposed calibration formula is employed to calculate the error Figure 11 shows an RDFT processor structure used to efficiently compute the desired power spectrum density of the signals, including fundamental and third harmonic tones [11] . According to Reference [11] , we found that the z-transform formula of the N-point RDFT computation can be defined as follows: Figure 11 shows an RDFT processor structure used to efficiently compute the desired power spectrum density of the signals, including fundamental and third harmonic tones [11] . According to Reference [11] , we found that the z-transform formula of the N-point RDFT computation can be defined as follows:
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Processing Flow of the Proposed Self-Testing Platform
In the targeted application, the RDFT processor calibration method would have a better performance than the FFT processor because only two frequency bins (i.e., the main and third harmonic tones) should be calculated. Therefore, the computational complexity can be lower than in the FFT processor. In this work, an RDFT processor is implemented in the TSMC 0.18 µm standard CMOS process to execute the calibration under the transform length of 4096 and the world length of 24 bits. Moreover, the computational complexity includes a total of (2N + 2) multiplications and (4N + 2) additions. Figure 12 shows the processing flow of the self-testing platform method. According to the block diagram, it starts from a sine wave generator with a frequency condition setting, and then a 12 bit DAC output signal is fed into the target SAR ADC. Next, the RDFT processor is used to detect the third harmonic tone and the proposed calibration formula is employed to calculate the error factor. Finally, we can use this error factor to compensate for the ADC error using the re-coding method.
Appl. Sci. 2016, 6, 217 9 of 13 factor. Finally, we can use this error factor to compensate for the ADC error using the re-coding method. Figure 12 . The processing flow of the proposed self-testing platform.
Proposed Platform Design
The proposed self-testing platform architecture is illustrated in Figure 13 . This platform includes a power board, clock generator, sinusoidal waveform generator, and testing chip. In the power board design, the LM317 device is adopted to provide a stable and high-performance supply voltage for the testing platform. We can utilize the logic analyzer or the Arduino board to catch the output data. Finally, the MATLAB tool is adopted to analyze the output signal. 
Measurement Results
Multi-Mode SAR ADC
A 12 bit multi-mode SAR ADC is implemented in the 0.18 μm standard CMOS process to demonstrate the proposed idea. The chip microphotograph is shown in Figure 14 , in which the core circuits have an area of 1.219 mm × 0.938 mm. Figures 15a,b show the output power spectrum before/after calibration under a 3 kHz and 1 Vp-p input signal with a 125 kHz sampling rate. The third harmonic distortions without and with calibration are −65.53 dB and −78.95 dB, respectively. The SFDR here is 65.39 dB before calibration. The SFDR of 78.80 dB can be achieved after calibration. However, the improvement in SNDR and ENOB is not that significant because the SAR ADC performances are dominated by system noise and tones caused by supply noise and cross-talk, 
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Measurement Results
Multi-Mode SAR ADC
A 12 bit multi-mode SAR ADC is implemented in the 0.18 µm standard CMOS process to demonstrate the proposed idea. The chip microphotograph is shown in Figure 14 , in which the core circuits have an area of 1.219 mmˆ0.938 mm. Figure 15a ,b show the output power spectrum before/after calibration under a 3 kHz and 1 V p-p input signal with a 125 kHz sampling rate. The third harmonic distortions without and with calibration are´65.53 dB and´78.95 dB, respectively. The SFDR here is 65.39 dB before calibration. The SFDR of 78.80 dB can be achieved after calibration. However, the improvement in SNDR and ENOB is not that significant because the SAR ADC performances are dominated by system noise and tones caused by supply noise and cross-talk, which should be overcome by careful layout. 
Proposed Self-Testing Platform
The 12 bit SAR ADC and RDFT processor is implemented in the 0.18 μm standard CMOS process to demonstrate the proposed method. The chip microphotograph is shown in Figure 16 , in which the core area is 1.118 mm × 2.13 mm.
Figures 17a,b show the output power spectrum with and without calibration under a 1 kHz and 1 Vp-p input signal with an 18.75 kHz sampling rate. According to the measurement results, the third harmonic distortions without and with calibration are −57.23 dB and −74.15 dB, respectively. The SNDR can be improved from 55.07 dB to 61.35 dB. Figure 18 shows the differential nonlinearity (DNL) and integral nonlinearity (INL) measurement results for this work. The INL is improved from +8.3/−7.2 least significant bit (LSB) to +4/−2.9 LSB. This calibration method enhances INL but not DNL because this method is only adopted using the RDFT processor to evaluate the real radixes, and thus the DNL has no significant change. The calibration procedure is also tested with different testing chips (Figure 19 ). It is easy to observe that the performance of the ENOB can be enhanced to about 1 bit for different testing chips. 
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Figures 17a,b show the output power spectrum with and without calibration under a 1 kHz and 1 Vp-p input signal with an 18.75 kHz sampling rate. According to the measurement results, the third harmonic distortions without and with calibration are −57.23 dB and −74.15 dB, respectively. The SNDR can be improved from 55.07 dB to 61.35 dB. Figure 18 shows the differential nonlinearity (DNL) and integral nonlinearity (INL) measurement results for this work. The INL is improved from +8.3/−7.2 least significant bit (LSB) to +4/−2.9 LSB. This calibration method enhances INL but not DNL because this method is only adopted using the RDFT processor to evaluate the real radixes, and thus the DNL has no significant change. The calibration procedure is also tested with different testing chips (Figure 19 ). It is easy to observe that the performance of the ENOB can be enhanced to about 1 bit for different testing chips. Figure 18 shows the differential nonlinearity (DNL) and integral nonlinearity (INL) measurement results for this work. The INL is improved from +8.3/´7.2 least significant bit (LSB) to +4/´2.9 LSB. This calibration method enhances INL but not DNL because this method is only adopted using the RDFT processor to evaluate the real radixes, and thus the DNL has no significant change. The calibration procedure is also tested with different testing chips (Figure 19 ). It is easy to observe that the performance of the ENOB can be enhanced to about 1 bit for different testing chips. Table 1 compares the proposed method and other state-of-the-art ADCs. Although the proposed method does not have a better performance than that in Reference [12] , it still exhibits better power consumption and area improvement. In addition, the performance of the split-capacitive digital-to-analog converter (CDAC) method with 0.9 bit improvement is not as good as that of our proposed method. Table 1 compares the proposed method and other state-of-the-art ADCs. Although the proposed method does not have a better performance than that in Reference [12] , it still exhibits better power consumption and area improvement. In addition, the performance of the split-capacitive digital-to-analog converter (CDAC) method with 0.9 bit improvement is not as good Table 1 compares the proposed method and other state-of-the-art ADCs. Although the proposed method does not have a better performance than that in Reference [12] , it still exhibits better power consumption and area improvement. In addition, the performance of the split-capacitive digital-to-analog converter (CDAC) method with 0.9 bit improvement is not as good as that of our proposed method. Table 1 compares the proposed method and other state-of-the-art ADCs. Although the proposed method does not have a better performance than that in Reference [12] , it still exhibits better power consumption and area improvement. In addition, the performance of the split-capacitive digital-to-analog converter (CDAC) method with 0.9 bit improvement is not as good as that of our proposed method. 
Conclusion and Discussion
In this paper, a self-testing platform with a digital calibration method for SAR ADC is presented to overcome the non-linearity error of the T/H circuit, the capacitor mismatch of the DAC capacitor array, and the DC offset of the comparator. The proposed platform has the advantages of low cost and high integration without requiring extra analogue circuits or a complex digital calibration algorithm. The testing chip is implemented in the 0.18 µm standard CMOS process. The background signal is analyzed by the MATLAB tool to demonstrate the calibration algorithm and measured performance. According to the measurement results, the ENOB can be improved by 1 bit.
